



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/824,831	04/14/2004	Katsumi Fukumoto	577642000100	7735
25226	7590	11/09/2005	EXAMINER	
MORRISON & FOERSTER LLP			WENDLER, ERIC J	
755 PAGE MILL RD			ART UNIT	
PALO ALTO, CA 94304-1018			PAPER NUMBER	
			2824	
DATE MAILED: 11/09/2005				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

10/824,831

Applicant(s)

FUKUMOTO, KATSUMI

Examiner

Eric Wendler

Art Unit

2824

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 4/14/04.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-8 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-8 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 4/14/04 is/are: a) ☐ accepted or b) ☒ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 4/14/04.
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____.
- 5) ☐ Notice of Informal Patent Application (PTO-152)
- 6) ☒ Other: Search History.

DETAILED ACTION

Priority

1. Acknowledgment is made of applicant's claim for foreign priority under 35 U.S.C. 119(a)-(d). The certified copy has been filed in parent Application No. JP 2003-109252, filed on April 14, 2003.

Drawings

2. The drawings are objected to because Fig. 2 shows **WE# terminal** going into input buffer (3). Fig. 4 shows **WE# input terminal** going into WE# input buffer (9). It is unclear as to whether **WE# terminal** and **WE# input terminal** are the same thing. If so, they must be named the same thing. Also, Figures 10a, 10b, and 11 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawing sheets in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. Any amended replacement drawing sheet should include all of the figures appearing on the immediate prior version of the sheet, even if only one figure is being amended. The figure or figure number of an amended drawing should not be labeled as "amended." If a drawing figure is to be canceled, the appropriate figure must be removed from the replacement sheet, and where necessary, the remaining figures must be renumbered and appropriate changes made to the brief description of the several views of the drawings for consistency. Additional replacement sheets may be necessary to show the renumbering of the remaining figures. Each drawing sheet submitted after the filing date of an application must be labeled in the top margin as either "Replacement Sheet" or

"New Sheet" pursuant to 37 CFR 1.121(d). If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Specification

3. Applicant is reminded of the proper language and format for an abstract of the disclosure. The abstract should be in narrative form and generally limited to a single paragraph on a separate sheet within the range of 50 to 150 words. It is important that the abstract not exceed 150 words in length since the space provided for the abstract on the computer tape used by the printer is limited. **The present abstract is 164 words in length and must be revised.**

Claim Rejections - 35 USC § 103

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. **Claims 1 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable**

2) over the AAPA (Applicant Admitted Prior Art) in view of the US Patent to Kikuchi et al (5,381,369).

6. **Regarding claim 1**, the AAPA discloses an erroneous operation preventing circuit of an electrically rewritable non-volatile memory device for setting one or more operational modes of a plurality of operational modes including at least a first reading mode of reading out data from a memory array, a programming mode of writing data to

the memory array, an erasing mode of erasing data from the memory array, and a second reading mode of reading out data not stored in the memory array, in accordance with an input control command, and performing a predetermined process in the set operational modes (paragraph 0006; Table 1). The AAPA does not teach an operational mode enforcing circuit for setting the first reading mode regardless of the input control command, in a data protection status where the programming mode and the erasing mode are inhibited from being set in accordance with a control signal for protecting predetermined data. Kikuchi teaches (column 4, lines 67-68, column 5, lines 1-2; and column 5, lines 26-27, 37-41) a circuit that sets a reading mode in a data protection status where the programming and erasing modes are inhibited from being set in accordance with a control signal for protecting predetermined data, regardless of an input control command, as the data is read from the protect circuit whenever any command is executed. It would have been obvious to one of ordinary skill in the art at the time the invention was made to add the teaching of Kikuchi to the teaching of the AAPA. The AAPA, in essence, teaches data protection by write/erase inhibit only on certain input control commands. Combining the teaching of Kikuchi to the AAPA would give the obviously superior method of data protection by write/erase inhibit on every command.

7. **Regarding claim 5**, the AAPA teaches all that is discussed above but further fails to teach the operational mode enforcing circuit setting an inner level of a control command input circuit to an inner level corresponding to the first reading mode. Kikuchi teaches, in Fig. 10, the outputs of the write and erase control circuits and the output of

the protect circuit going into two NOR gates, which can be considered an inner level of a control command input circuit, similar to OR gate (7) of the present application. It would have been obvious to one of ordinary skill in the art at the time the invention was made to add the teaching of Kikuchi to the teaching of the AAPA for the purpose of further ensuring that erroneous data would not be written to the memory array.

8. Claims 2-4, 6-8 are rejected under 35 U.S.C. 103(a) as being unpatentable over the AAPA (Applicant Admitted Prior Art) in view of the US Patent to Kikuchi et al (5,381,369), and further in view of the Japanese Patent Application 09-69066, as mentioned by the applicant.

9. Regarding claim 2 and 6, the AAPA and Kikuchi teach all the claimed elements as discussed above, but fail to teach a data protection area specifying device which specifies a certain area of the memory array to be under data protection status. The Japanese Patent Application 09-69066 teaches a protection status setting unit which sets a certain area of the memory array under data protection status (paragraph 0020 of the present application). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include this device in the system of the AAPA and Kikuchi in order to allow the system a means for selecting specific data units for protection, which is more efficient than providing data protection for all cells.

10. Regarding claim 3 and 7, the AAPA and Kikuchi teach all the claimed element as discussed above but do not teach an operational mode where the programming and erasing modes are not inhibited in accordance with an input control command. The Japanese Patent Application 09-69066 teaches an operational mode where the

programming and erasing modes are not inhibited or enabled in accordance with an input control command that determines the protection status (paragraph 0020 of the present application). It would have been obvious to one of ordinary skill in the art at the time the invention was made to include this device in the system of the AAPA and Kikuchi because, if the programming and erasing modes are inhibited from being set in accordance with a control signal for protecting predetermined data, regardless of an input control command, as claimed in claim 1, one would need a mode in which an input control command could enable the writing and erasing of data into a specific memory unit.

11. **Regarding claim 4 and 8**, the AAPA teaches (paragraph 0006 of the present application) one or more command signals that correspond to each one of different operations, namely reading, writing, and erasing operations, and that these command signals originate from a writing/erasing circuit. The AAPA fails to teach a control signal for data protection. The Japanese Patent Application 09-69066 teaches (paragraph 0020 in the present application) a protection status setting unit that sends out a control signal for data protection. It would have been obvious to one of ordinary skill in the art at the time the invention was made to include these signals in the system of the AAPA and Kikuchi so that all the necessary reading, writing, erasing, and data protecting operations can be controlled and performed.

Conclusion

12. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nomura et al (6,188,605) teaches an EEPROM memory array


with program, erase, and read modes, and a way to prevent erroneous operations by fixing data in memory cells. Watkins et al (2002/0015336) teaches a data protection module that protects data stored in non-volatile data storage devices, and allows the user to select which devices will participate in the data protection methods.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Wendler whose telephone number is (571) 272-5063. The examiner can normally be reached on Monday - Friday 8AM - 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Elms can be reached on (571) 272-1869. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

EJW
11/2/05


VANTHU NGUYEN
PRIMARY EXAMINER